



Sensitive Gate Silicon Controlled Rectifiers



$BV_{DRM} = 600V$
$I_{T(RMS)} = 1.0A$
$I_{TSM} = 10A$



Features

- ◆ Repetitive Peak Off-State Voltage : 600V
- ◆ R.M.S On-State Current ($I_{T(RMS)} = 1.0 A$)
- ◆ Low On-State Voltage (1.3V(Typ.))

General Description

Sensitive-gate triggering thyristor is suitable for the application where gate current limited such as small motor control, gate driver for large thyristor, sensing and detecting circuits.

We supply $I_{GT}=30\mu A \sim 100\mu A$ level products for customer's special requirement.

* Notes :

This product is designed equivalent to other brands' MCR100-8(VDRM=600V) high spec.

Absolute Maximum Ratings ($T_J = 25^{\circ}C$ unless otherwise specified)







Symbol	Parameter	Condition	Ratings	Units
V_{DRM}	Repetitive Peak Off-State Voltage	sine wave, 50 to 60Hz	600	V
$I_{T(AV)}$	Average On-State Current	half sine wave : $T_C = 83^{\circ}C$	0.5	A
$I_{T(RMS)}$	R.M.S On-State Current	All Conduction Angle	1.0	A
I_{TSM}	Surge On-State Current	1/2 Cycle, 60Hz, sine wave non-repetitive, $t = 8.3ms$	10	A
I^2t	I^2t for Fusing	$t = 8.3ms$	0.415	A^2s
P_{GM}	Forward Peak Gate Power Dissipation	$T_A = 25^{\circ}C$, pulse width $\leq 1.0\mu s$	2	W
$P_{G(AV)}$	Forward Average Gate Power Dissipation	$T_A = 25^{\circ}C$, $t = 8.3ms$	0.1	W
I_{FGM}	Forward Peak Gate Current	$T_A = 25^{\circ}C$, pulse width $\leq 1.0\mu s$	1	A
V_{RGM}	Reverse Peak Gate Voltage	$T_A = 25^{\circ}C$, pulse width $\leq 1.0\mu s$	5.0	V
T_J	Operating Junction Temperature		- 40 ~ 110	$^{\circ}C$
T_{STG}	Storage Temperature		- 40 ~ 150	$^{\circ}C$

CR100-*



Electrical Characteristics ($T_j = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Items	Conditions	Ratings			Unit
			Min.	Typ.	Max.	
I_{DRM}	Repetitive Peak Off-State Current	$V_{AK} = V_{DRM}$ or V_{RRM} ; $R_{GK} = 1000 \Omega$ $T_C = 25^\circ\text{C}$ $T_C = 110^\circ\text{C}$	— —	— —	10 100	μA
V_{TM}	Peak On-State Voltage (1)	($I_{TM} = 1 \text{ A}$, Peak)	—	1.3	1.7	V
I_{GT}	Gate Trigger Current (2)	$V_{AK} = 12 \text{ V}$, $R_L = 100 \Omega$	—	--	200	μA
V_{GT}	Gate Trigger Voltage (2)	$V_D = 12 \text{ V}$, $R_L = 100 \Omega$	--	--	0.8	V
V_{GD}	Non-Trigger Gate Voltage (1)	$V_{AK} = 12 \text{ V}$, $R_L = 100 \Omega$ $T_j = 125^\circ\text{C}$	0.2	—	—	V
dv/dt	Critical Rate of Rise Off-State Voltage		10	--	--	$\text{V}/\mu\text{s}$
di/dt	Critical Rate of Rise On-State Voltage	$I_{TM} = 2 \text{ A}$; $I_g = 10 \text{ mA}$	—	—	50	$\text{A}/\mu\text{s}$
I_H	Holding Current	$V_{AK} = 12 \text{ V}$, Gate Open Initiating Current = 20mA	---	0.8	10	mA
$R_{th(j-c)}$	Thermal Impedance	Junction to case	—	—	60	$^\circ\text{C}/\text{W}$
$R_{th(j-a)}$	Thermal Impedance	Junction to Ambient	—	—	150	$^\circ\text{C}/\text{W}$

Fig 1. Gate Characteristics**Fig 2. Maximum Case Temperature****Fig 3. Typical Forward Voltage****Fig 4. Thermal Response****Fig 5. Typical Gate Trigger Voltage vs.****Fig 6. Typical Gate Trigger Current vs. Junction Temperature**



CR100-6

Fig 7. Typical Holding Current






Fig 8. Power Dissipation



TO-92 Package Dimension

Dim.	mm			Inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A		4.2			0.165	
B			3.7			0.146
C	4.43		4.83	0.174		0.190
D	14.07		14.87	0.554		0.585
E			0.4			0.016
F	4.43		4.83	0.174		0.190
G			0.45			0.017
H		2.54			0.100	
I		2.54			0.100	
J	0.33		0.48	0.013		0.019



CR100-6

00

TO-92 Package Dimension, Forming

Dim.	mm			Inch		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A		4.2			0.165	
B			3.7			0.146
C	4.43		4.83	0.174		0.190
D	14.07		14.87	0.554		0.585
E			0.4			0.016
F	4.43		4.83	0.174		0.190
G			0.45			0.017
H		2.54			0.100	
I		2.54			0.100	
J	0.33		0.48	0.013		0.019
K	4.5		5.5	0.177		0.216
L	7.8		8.2	0.295		0.323
M	1.8		2.2	0.070		0.086
N	1.3		1.7	0.051		0.067

